Abstract-The study of the loop gain frequency response in a power converter is a powerful tool commonly used for the design of the controllers used in the control stage. As the control of mediumand high-power electronic converters is usually performed digitally, it is useful to find a method to measure the digital loop gains. The purpose of this paper is to present a method for properly measuring the loop gain frequency response of digitally controlled power converters by means of an analog frequency response analyzer (FRA). An analog sinusoidal reference signal generated by the FRA is injected through an analog-to-digital converter into the digital controller, and added to the discrete feedback signal. To obtain the frequency response of the open-loop gain, both feedback and disturbed feedback signals are sent back to the FRA by using the pulsewidth modulation peripherals of the controller.
I. INTRODUCTION

I
T IS WELL KNOWN that the analysis of the open-loop gain frequency response of a closed-loop controller allows the designers to study the dynamic response as well as the stability of the system [1] , [2] ; for that reason, the loop gain is usually measured in the design procedure of the controllers, obtaining Nyquist plots [3] , [4] or their equivalent Bode plots [5] - [9] . Both of them allow measuring the phase and gain margins, which, in turn, gives information about the bandwidth and the stability of the process, among other important parameters.
Once the controllers have been designed and implemented, it is possible to obtain an experimental measurement of the open-loop gain by disturbing the closed-loop system [10] , allowing the designer to adjust the parameters of the regulators to obtain the desired dynamic response of a prototype. It is worth pointing out that the method presented in [10] was developed for analog feedback systems, and it is common to find commercial frequency response analyzers (FRAs) based on it. Those equipment are capable of performing the openloop gain measurement in an accurate way, thus allowing the adjustment of the critical parameters related to the control of electronic power converters. Nevertheless, it should be pointed out that, nowadays, the control of most medium-and highpower converters is based on digital controllers implemented on digital signal processor (DSP) or FPGA; therefore, the method presented in [10] should be modified to be used in the digital domain.
Although different methods to measure the frequency response of digitally controlled power converters have been proposed [11] - [13] , all of them use a considerable amount of resources that, in some, cases could make impossible for the programmer to fit the code in the processor. Moreover, these methods are complex and need the software of the controllers to be modified far away from the original one, incrementing the time-to-market time. Nevertheless, in [11] , this fact is justified by the reason that the gain-phase margin monitor is designed to be used in an online monitoring system, where one of the main goals is a cost-competitive solution; in this scenario, it is worth designing a FRA embedded in the DSP, thus avoiding the use of a stand-alone FRA. However, special care should be taken if the control strategy of the power converter takes a considerable amount of resources from the DSP, as it could be not possible to fit the code of the embedded FRA in the processor. In [12] , the proposed method is intended to be used along with a PC. In this case, as real-time communication is needed between the processor and the PC, real-time control reliability problems could arise. Finally, in [13] , the frequency response analysis is used for system identification purposes, making the overall process too complex.
The purpose of this paper is to design a simple method based on [10] to measure open-loop gains in digitally controlled electronic power converters, by means of a stand-alone FRA. An analog variable frequency sinusoidal reference signal generated by the FRA is injected through an analog-to-digital converter (ADC) [14] into the digital controller, and added to the discrete feedback signal. In order to obtain the frequency response of the open-loop gain, both feedback and perturbed feedback are sent to the FRA by using the digital pulsewidth modulation (DPWM) peripheral of the controller; this implies that the DPWM performs the task of a digital-to-analog converter (DAC). The proposed method does not require many computational resources, and allows using standard measurement equipment, with no need of complex additional code in the control software. Moreover, it allows one to measure the control loop gains of variables that are not physical but mathematical, e.g., dq control of three-phase power converters [15] , as the discretized reference signal can be injected in any place inside the discrete loop. It is important to consider that the quantization effect as well as the resolution of the ADC and the DPWM could introduce limit-cycle oscillation problems and a poor signal-to-noise ratio (SNR) [16] , [17] due to the digital nature of the proposed method. This implies discrepancies between measured and actual loop gain that could lead to errors in the design process. For that reason, a method is presented in this paper that takes into account both the SNR and the quantization effect of the ADC and the DPWM, so that measurement errors are minimized.
This paper is organized as follows. In Section II, an overview of the proposed measurement technique along with its operation principle is shown. In Section III, a more detailed study of the measurement stages is presented, focusing on the gain adjustment of the important signals used to measure the loop gain. Additionally, a suitable small-signal model based on the principles of PWM [18] , is used to study the dynamics, error and noise introduced by the ADC and DPWM stages in the measurement [19] - [21] . Section IV presents the modeling and digital current control [22] - [25] of a 10-kW voltage source rectifier (VSR) by means of a Texas Instruments DSP TMS320F2812. This rectifier has been used to test the proposed loop gain measurement method by means of a FRA NF Corporation FRA5097. Finally, experimental results of the prototype described in Section IV are shown in Section V.
II. MEASUREMENT OF THE LOOP GAIN FREQUENCY RESPONSE
Electronic power converters are usually operated by means of closed-loop control of the most relevant space state variables of the system. Fig. 1 shows a simplified block diagram of a typical converter where several signals are sensed in order to make the space state variables of interest to follow the desired references by means of closed-loop control strategies. Therefore, several loop gains (T 1 , T 2 , . . . , T n ) should be analyzed in order to assure the system stability along with the desired dynamic performance, by adjusting the respective gain and phase margins by means of properly designed regulators [1] .
Once the power converter, including filters and load, has been modeled, the classic control structure shown in Fig. 2 could be obtained for each of the small-signal variables to be controlled, where the open-loop gain T (s) can be calculated according to (1) , where G R (s), G PWM (s), G C (s), and G F (s) are the transfer functions in Laplace domain of the regulator, the PWM modulator, the power converter, and the sensing gain and filters, respectively 
A. Analog Modulation Scheme
Although the closed loop could be broken for the open-loop gain T (s) to be measured, it is advisable to keep the loop closed, so that the converter operation point is kept.
A method to measure T (s) based on the injection of an ac signal into the closed loop has been shown in [10] . Fig. 3 shows the suggested injection point in the original circuit, which satisfies the condition described in [10] and [26] to avoid measurement distortion, being expressed by (2) , where Z o is the output impedance of G F (s) and Z i is the input impedance of G R (s)
Furthermore, it should be noted that the ac signal has to be injected at a point of the loop where the waveform is smooth and well behaved [14] . Fig. 4 shows the disturbed closed-loop small-signal equivalent block diagram of the system, wherex d andx f are the disturbed and the feedback signal, respectively, and X(s) is the Laplace transform of the sinusoidal disturbance signal, as shown in (3) .
Measurement of both signalsx d andx f allows for the analysis of T (s) according to (4) . It should be noted that the measurement is 180
• out of phase, so that the measured loop gain should be inverted in order to obtain the actual loop gain frequency response. Commercial FRAs are usually capable of performing the proposed measurement by generating a small ac signal whose frequency ω i is swept along the desired bandwidth and injected into the analog control loop. The FRA is also capable of sensing the disturbance and feedback signals, obtaining the Bode plots of T (s). Nevertheless, if a DSP is chosen for the control of the power converter, a new approach has to be taken into account in order to measure the discrete open-loop gain
B. Proposed Method for Digitally Controlled Power Converters
In order to perform the digital control of the power converter, some of the space state variables have to be discretized by means of the ADCs usually integrated in the digital processor. Hence, Fig. 2 should be modified according to Fig. 5 . It is worth pointing out that the digital regulator G R (z) is the discretized version of the analog controller G R (s) [19] and that the DPWM gain has to be chosen according to the type of modulation implemented [20] . Although the design of the discrete regulator is beyond the scope of this paper, it is important to take into account that the discrete loop gain T d has a different Bode plot to that of the analog loop gain T (s) as the discretization process modifies the dynamic response of the control system.
In order to measure the discrete loop gain T d by using the method described in previous sections, both points A and B in Fig. 5 could be used to inject the ac signal. Despite the fact that point B offers the advantage of measuring discrete loop gain by means of the analog modulation scheme with an analog FRA, point A is the preferred injection point, mainly because once the perturbation has been discretized, it could be used to measure several transfer functions other than the open-loop gain [23] . Moreover, there are some digital control schemes where the optimal injection point is the one defined by point A in Fig. 5 , e.g., dq control of three phase power converters. This is due to the fact that the controlled variables are the projection of the measured variables in a synchronous reference frame (SRF) [15] . Therefore, the disturbance of the measured variables and not of the projected ones does not allow the measurement of the loop gains in the dq frame. This issue will be discussed in more detail in Section IV.
A simplified scheme of the proposed method to measure the discrete loop gain T d is shown in Fig. 6 , where an FRA from NF Corporation (FRA5097), has been used to generate the disturbancev ac and to obtain the loop gain frequency response according to (4) . The output of the built-in oscillator of the FRA is filtered out by means of G osc (s). This stage is composed by the antialiasing filter H AA (s) and the dc gain G osc , as shown in (5), and allows one to avoid aliasing problems and to extend the effective number of bits used for the internal representation of the discretized signalv ac , as it is discussed later on
For the bipolar signalv ac to be discretized, a voltage level shift circuit LS must be used to center the signal in the middle of the ADC full-scale range (FSR). Finally,v ac is discretized by means of an ADC included in the processor.
As the disturbed signalx d and the feedback signalx f are measured by the FRA to obtain the loop gain frequency response, they have to be converted from discrete to analog.
Although the straightforward solution could be to make the conversion by using a DAC, commercial DSPs used to control electronic power converters, as the widely used C2000 family from Texas Instruments, usually do not include this functionality. However, PWM outputs driven by built-in digital comparators are a common feature that can be exploited to obtain an analog version of the discrete signals, as shown in Fig. 6 , where the disturbed and the feedback signals are modulated by the PWM peripheral of the DSP, and then low-pass filtered in order to eliminate the PWM harmonics, obtainingx d andx f . These signals are the inputs fed to the FRA to compute the loop gain frequency response. It should be noted that the low-pass filter used to remove PWM harmonics is not always mandatory, as the FRA uses a selective notch filter in the measuring process. Nevertheless, if the FRA includes an automatic gain adjustment input stage, it is advisable to use the low-pass filter for the correct operation of this stage. This ensures that the automatic gain is adjusted with the amplitude of fundamental harmonic and not with the amplitude of the PWM pattern.
III. PRACTICAL IMPLEMENTATION
The conditioning, ADC, and PWM modulation stages influence the measurement of the loop gain frequency response. Therefore, they have to be modeled and included in the block diagram of the overall system. Moreover, quantization errors as well as limitations in the SNR will appear because the measurement process implies the use of analog-to-digital conversion and PWM modulation. Hence, the design process described next should be carried out to minimize these effects. Fig. 7 shows the proposed disturbance signal conditioning and discretization process, where G osc is the gain applied to the FRA oscillator output, H AA (s) is an antialiasing filter, LS is a level shifter, and G ac is a discrete gain.
A. Modeling of the Disturbance Signal Conditioning and Discretization Process
Due to the fact that the sampling rate is generally low in highpower conversion applications, interferences caused by the power semiconductors switching could be aliased into the lowfrequency band as a result of sampling, therefore an antialiasing filter H AA (s) must be used [21] . Typical filters includes fourthorder filters based on the cascade connection of two secondorder filter as the one shown in (6) , where the cutoff frequency ω c is designed to be less than half of the sampling frequency and Q is chosen to obtain a butterworth response, hence ω c ≤ 4π/T s and Q = 0.7, where T s is the sampling period
The ADC can be modeled as an ideal sample-and-hold circuit (S/H) followed by a quantizer [19] , [21] , as shown in Fig. 7 . On one hand, it is usual to model the S/H circuit as a zeroorder hold (ZOH), so that the discretization process adds a delay according to the mathematical model presented in On the other hand, the quantizer limits the SNR according to (8) , where N e is the effective number of bits used to code the input signal, and could be calculated according to (9) , n is the ADC number of bits, F SR is the ADC FSR in volts, and V ac(pk−pk) is the peak-to-peak voltage of the ADC input signal in volts SNR = 6.02 · N e + 1.76 (dB)
In order to achieve a good SNR, N e should be chosen as high as possible, so that V ac(pk−pk) has to be designed in order to make N e = n, i.e., the maximum possible value for N e . It is worth adding that sinusoidal signals are bipolar, whereas the conversion range of the ADC only supports positive values, so that some offset must be applied to the signal to be discretized.
Taking both the SNR improvement and the offset concerns into account, G osc and LS stages should condition the FRA output signal according to Fig. 8 . Hence, the gain G osc described by (10) should be applied, where the peak voltage of the FRA output signal in volts, V osc(peak) , and F SR, are known design parameters. Moreover, the level-shift stage should add an F SR/2 offset
The last gain used to condition the disturbance signal is G ac , which is included to experimentally adjust the level of the injected signal, so that its level is high enough to excite the loop producing measurable signals, but low enough to keep the system around its operating point.
Once the different gains included in the conditioning process of the disturbance signal have been described, it is advisable to study their influence on the system dynamics, because it is desirable that the conditioning and discretization processes do not modify the loop gain measurement. For this reason, the gain G ADC (s) is defined as the product of the signal conditioning transfer functions shown in Fig. 7 , whose expression is
By obtaining the continuous domain transfer functions of the discrete regulator G R (z) and the DPWM, G R (s) and G DPWM (s), respectively, and taking into account the delay, ZOH(s) (7) , introduced by the ADC at the output of G F (s), it is possible to obtain the continuous equivalent block diagram of the digital control shown in Fig. 5 [19] shown in Fig. 9 . This allows studying the effect of including G ADC (s) in the measurement of the loop gain T d .
From Fig. 9 , it is possible to deduce the analog equivalent loop gain frequency response T d (s) by applying
As (13) matches with (4), it is possible to conclude that the measurement of the loop gain frequency response is not affected by the conditioning and discretization process carried out on the disturbance signal.
Nevertheless, it is worth pointing out that the measurement bandwidth is limited by the Nyquist frequency; therefore, the sampling rate has to be chosen to be higher than twice the loop gain upper frequency of interest. By taking into account that the small-signal model of the power converter is only valid up to half the switching frequency, the sampling frequency can be chosen double of the switching frequency. This assures a correct measurement of the open-loop gain in the frequency range where the small-signal model of the power converter is valid.
B. Modeling of the Disturbed and Feedback Signals Conditioning and Modulation Process
In order to convert both disturbed and feedback signals from discrete to analog, the use of the DSP-integrated PWM peripherals is proposed. PWM effects in the loop gain measurement are discussed in this section, taking into account both quantization and dynamic issues. is the sampling period, and T clk is the period of the counter used to implement the DPWM ramp of both the control stage and the loop measurement stage. In the control stage, the controller outputx c [n] is compared with a triangular carrier wave, producing the variable duty cycle square wave that controls the power semiconductors commutation, whereas in the loop measurement stage, the disturbed signalx d [n] is compared with a sawtooth carrier wave in order to obtain the pulsewidthmodulated signalx dPWM . By filtering this signal with the lowpass filter shown in Fig. 6,x d is obtained. This method is also applied to the signalx f [n] in order to obtainx f , so that (13) can be used to measure T d . It should be noted that the period of the DPWM used to convert discrete signals into analog ones, should be equal to the sampling period T s . This allows for the Nyquist-Shannon theorem to be met, making possible the measurement of T d from dc up to half the sampling frequency.
In order to analyze the effect of the DPWM in the measurement of the loop gain T d , a model of this stage is needed. Fig. 11 shows a widely accepted block diagram of the uniformly sampled or digital PWM [16] , [17] , [20] of the discrete vari-
, where the quantization error as well as a certain delay G DPWM (s) associated to the ZOH effect due to the digital nature of DPWM have been considered. A discrete gain G x as well as a low-pass filter LP (s) have been included to condition the signals before modulation and to filter out the modulation high-frequency harmonics, respectively. As it will be explained later, G x and G DPWM (s) must be equal in botĥ
The quantization effect of the DPWM modulation has been studied in [16] , showing that there is a limit-cycle oscillation problem associated with the resolution of both the DPWM and the ADC used to discretize the control and disturbance variables. The conclusions of these papers point out that the limitcycle oscillation can be avoided if the DPWM resolution is higher than that of the ADC. Moreover, the SNR depends only on the ADC resolution if the aforementioned condition is met.
From Fig. 10 , it is possible to deduce (14) , where N is the counts number from the loop measurement stage counter reset to the loop measurement stage counter overflow. Operating from (14) to (15) can be obtained. By substituting (15) into (16) and (17) is obtained, which allows one to determine the minimum single-update DPWM resolution in bits m needed to accomplished the desired sampling frequency f s
Taking (9) into account, and making FSR = 1, it is possible to find a relationship between the maximum DPWM duty cycle D max and the effective number of bits of the digital modulator M e , as shown in the following:
As stated previously, it is possible to avoid limit-cycle oscillations as well as to limit the SNR to that of the ADC by allowing the DPWM resolution to be higher than the ADC resolution, meeting the following condition:
From (18), it is quite obvious that by maximizing m and D max , M e can be increased, whereas f clk could be chosen from (17) ; therefore, a method to adjust D max , thus obtaining the desired value for M e , has to be devised. For that reason, the disturbed and feedback signals have been defined, as shown in (20) and (21) is adjusted to keep the system working around the operation point, (22) can be applied
Steady-state and small-signal components of the feedback
, respectively) along with the DPWM ramp, are shown in Fig. 12(a) . A similar figure could be obtained for the disturbed signal.
In order to achieve the desired maximum duty cycle D max , the signals in Fig. 12(a) have to be modified according to Fig. 12(b) . By applying the gain G x and adding a level-shifter offset N/2, the original signals in Fig. 12(a) become those of Fig. 12(b) , where D max is the desired maximum duty cycle according to (18) and (19) . It is important to realize that both X d [n] and X f [n] could adopt either positive or negative values. This implies that a level-shifter stage has to be included, so that the signals could be modulated by means of the DPWM.
In order to obtain the correct value of the gain G x , (23) is derived, where X f max [n] is the maximum value of the feedback signal, whose expression is shown in (24) and (25) .
It should be noted thatX f [n] is the steady-state value of the feedback signal, which can be calculated or measured previous to the loop gain measurement. Moreover, |T d | max is the expected maximum absolute value of the loop gain, whose value could be previously obtained by means of simulation or analytical methods. Finally, it could be derived from Fig. 6 that the effect of the loop gain T d is applied to the discretized disturbance signalv ac [n], so that expression (25) can be used.
Once the quantizer effect of DPWM has been studied, it is important to take into account the dynamic behavior of the digital modulator G DPWM (s). In order to achieve an as high as possible resolution in bits m, it is advisable to use singleupdate DPWM for the modulation ofx d [n] andx f [n] . The use of double-update DPWM will reduce m by a half, as half of counts of the DPWM counter N are needed to obtain the same switching frequency f s . In [17] and [20] , a small-signal Laplace-domain transfer function of this type of modulation has been derived, whose mathematical expression is shown in From (26) , it is possible to affirm that single-update DPWM adds a delay which depends on the sampling rate T s as well as on the duty cycle D. Taking into account (26) , Fig. 9 could be modified as shown in Fig. 13 , where the delays in each of the channels are expressed by
Assuming that injected perturbation is much lower than the steady-state signals, so that the operation point remains unchanged, it is possible to affirm that the duty cycle depends exclusively onX d [n] andX f [n]; hence from (22) , it is possible to derive
Therefore, (27) and (28) could be expressed by
By applying the analog modulation scheme at Fig. 13 , the analytical expression (31) can be derived to obtain
It is quite obvious that assuming (29) and taking into account that the low-pass filter and G x are the same in both channels, the DPWM does not modify the measurement of the gain loop frequency response.
IV. MEASUREMENT OF THE DIGITAL CURRENT CONTROL LOOP GAINS OF A THREE-PHASE VSR
In order to test the proposed measurement method, a 10-kW three-phase VSR has been designed and implemented. In the next sections, the modeling and digital control of the VSR, along with the measurement scheme of the several loop gains, are presented.
A. Modeling and Digital Control of the Three-Phase VSR
In Fig. 14(a) , it shows the power stage of a conventional three-phase VSR with resistive load, where a first-order grid filter (L), a three-phase insulated gate bipolar transistor (IGBT) bridge and a dc-link (C), along with a load (R) are shown. Moreover, the parasitic resistance of the inductor r L has been taken into account. The electrical small-signal model of the power converter in an SRF shown in Fig. 14(b) can be derived from Fig. 14(a) [23] , [27] . This model is widely used for the linear control of the power converter [15], [28] , [29] due to several advantages which include the following.
1) The operation point variables are dc magnitudes.
2) It is theoretically possible to obtain infinite gain at the grid frequency by using conventional proportionalintegral (PI) controllers. 3) Active and reactive power control can be carried out by means of the control of the projected abc variables into the d-and q-axis. In order to control the dc-link voltage of the VSR V dc , as well as the d and q projections of the grid currents i a , i b , and i c (i d and i q , respectively), the closed-loop control scheme shown in Fig. 15 is usually performed [22] , where conventional PI controllers are used. It is worth pointing out that the transfer
model the small-signal VSR behavior, and that they could be obtained from the electrical small-signal model shown in Fig. 14(b) ; besides, the term K d is included to decouple space state variableŝ i d andî q modulator dynamic behavior. The study of the loop gain frequency response of the voltage loop (T vdc ), the current loop in the d channel (T id ), and the current loop in the q channel (T iq ) allows the designer to know about the stability of the VSR as well as the bandwidth for each of the control loops, so that the PI controllers can be adjusted by means of analytical methods. The proposed measurement method can be used to validate the designed controllers by means of the measured loop gain frequency response.
In order to properly synchronize the VSR with the grid frequency, an SRF-PLL [30] , [31] has been used. Fig. 16 shows the small-signal model of the SRF-PLL, where a PI controller P I PLL has been used. The correct design of this controller allows making the SRF-PLL stable as well as obtaining the desired bandwidth for the system. By applying the aforementioned method for the design of the PI controller, the loop gain frequency response T PLL can be studied. The proposed measurement method could be used as a final step in the design process, so that experimental results are obtained to validate analytical results. 
B. Measurement of the Loop Gains
In order to measure the loop gain frequency response T vdc , T id , T iq , and T PLL by applying the measurement method described in this paper, the scheme shown in Fig. 6 has to be implemented in each of the loops to be measured. Fig. 17 shows the correct connection of the FRA to carry out the loop gain frequency response analysis of T id , where antialiasing filters as well as level shifter stage and decoupling terms have been omitted in the scheme to make the presentation simpler; however, these stages should be included in the measurement process, as stated thereinafter.
For the measurement of the other loop gains to be made, a similar arrangement should be applied for each of the control loops, taking into account the important issues presented in Section III. The measured loop gains should agree with the analytical expressions shown in (32)-(35). It is worth pointing out that for (32) to be true, the control loop bandwidth of the variableî d has to be wider than that for the variablev dc , which, in turn, is a design constraint that has to be taken into account in the controller design [22] 
The additional resources needed to measure the open-loop gain are a single ADC channel and a PWM port, usually included in the DSP. In addition, the original control software has to be modified by adding three multipliers and three adders. It should be noted that, for typical applications, the overhead of the original control software and hardware could be considered negligible. In Fig. 18 , it shows a simplified version of the modified control software of the dc-link voltagev dc , where the additional code needed to measure the open-loop gain T vdc has been written in bold. Note that only five additional lines of code have been added. 
V. EXPERIMENTAL RESULTS
A 10-kW three-phase VSR prototype has been implemented by taking into account the measurement system described in Section IV. The power stage consists of a SEMIKRON SKS 35F IGBT power module, digitally controlled by means of a Texas Instruments DSP TMS320F2812. The measurement has been carried out by means of the FRA NF Corporation FRA5097. Table I shows the parameters of the three-phase VSR and in Table II , it is depicted the parameters used for the measurement of the loop gain T id .
Figs. 19-22 show a comparison between analytical (solid line) and experimental (dotted line) loop gain frequency response of T vdc , T id , T iq , and T PLL , respectively, from which it is possible to conclude that the measured loop gains agree with the analytical results, mainly in the crossover region.
It should be noted that the measured open-loop gain frequency response differs from the analytical one in the high-frequency range, mainly due to imperfections in the smallsignal model of the electronic power converter. Nevertheless, it agrees with the analytical one in the frequency range of interest, i.e., in the crossover frequency region, which, in turn, allows the designer to know about the actual phase and gain margin of the loop gain.
VI. CONCLUSION
A method to measure the loop gain frequency response of digitally controlled power converters by means of a conventional FRA has been proposed. The method is based on the analog modulation scheme, and uses the common resources offered by the DSP, as DPWM peripherals and integrated ADCs, to disturb the closed loop in order to obtain the loop gain frequency response.
The study of the method has shown that the measured loop gain is not affected by the measurement process if some design constraints are taken into account. Moreover, limit-cycle oscillation phenomena due to the resolution of the DPWM and the ADC can be avoided by properly selecting the resolution of both stages.
The proposed measurement method can be used in both simple and more complex electronic power converters to measure not only the loop gain frequency response but also any other transfer functions of interest. Moreover, the method described in this paper allows one to measure loop gains that use intermediate variables that are a mathematical combination of physical variables. The experimental results carried out by means of an FRA NF Corporation FRA5097 and a 10-kW VSR controlled by a Texas Instruments DSP TMS320F2812 have shown that the measured loop gain frequency response agrees with the analytical one, mainly in the crossover region and in the low-frequency range, where the small-signal model of the converter is more accurate. In 1998, he joined the Department of Electronics Engineering, UPV, where he is currently an Associate Professor. His research interests include modeling and control of power electronic converters, dc-dc converters, inverters, and resonant power converters.
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